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EFFECT OF SnO2 ROUGHNESS AND CdS THICKNESS ON THE
PERFORMANCE OF CdS/CdTe SOLAR CELLS
Lingeshwar Nemani
ABSTRACT
Textured SnO2 films as TCO have been investigated to determine the effect of
surface roughness on the performance of CdS/CdTe solar cells. Film roughness was
controlled by varying the substrate temperature. Characterization of the SnO2 films has
also carried out using AFM measurements. It was found that increase in substrate
temperature results in increased roughness of the film.
A series of cells were fabricated with different CdS thicknesses to determine the
combined effect of SnO2 roughness and CdS thickness. As a part of fabrication process,
cells were subjected to different post deposition treatments. It was observed that
roughness seems to be critical when CdS remained in the final device is “thin”. The
performance of CdS/CdTe devices fabricated was characterized using J-V and spectral
response measurements. It was found that cells with initial CdS thickness of 1000Å
showed better performance than those with thicker CdS for the same roughness of SnO2.
Conversion efficiency of 13.37% was achieved by increasing the SnO2 roughness
and depositing thicker CdS initially.
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CHAPTER 1
INTRODUCTION
Fossil fuels like coal, oil and natural gas are non-renewable, that is, they cannot
be replenished and will eventually dwindle. They also contribute to environmental
pollution. In contrast, renewable energy sources such as wind, solar, geothermal,
hydrogen, and biomass are constantly replenished and are infinite. The usage of these has
the advantages of lower environmental impact and absolutely no investment on energy
imports.
As the concern for environmental pollution and the demand for long lasting power
sources increases, focus has been shifted to make use of our natural resource, the SUN.
The advantages of solar power include an absence of environmental pollution and a
virtually inexhaustible energy supply. Extensive research is being done in developing the
technologies that take advantage of the clean abundant energy of the SUN.
Photovoltaics is one such technology which converts sunlight directly into
electricity. Although discovered in 1839 by Henri Becquerel, the first practical solar cell
was fabricated at Bell Labs in 1954 [1]. Silicon is the most abundant element in the
Earth’s crest and is the most extensively used solar cell material. Single crystalline silicon
is an indirect band gap material and has a low absorption coefficient which requires
larger thickness to absorb most of the sunlight. Hence, production and material costs are
high. This has led to the development of thin film technology which is cost-effective.
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Table 1 Notable Events in the History of Photovoltaics [2]
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Most of the thin films used in solar cells are direct band gap semiconductors which
effectively absorb sunlight within a few microns. This ensures low material costs. While
being cost effective, thin-film solar cells are not as efficient as solar cells based on silicon
because of the grain boundary effects associated with compound semiconductors that are
polycrystalline in nature. Table 1 shows some of the notable events in the history of
photovoltaics.
1.1 Brief History of Thin Film CdTe Solar Cell Development
The first efficient CdTe thin film solar cell was fabricated as early in 1968 [3]. In
this work a thin layer of p-Cu2-xTe is grown on the surface of n-CdTe film. These early
Cu2-xTe/CdTe thin film solar cells showed conversion efficiencies of ~6%. In the process
of developing new device structures, the first all thin film CdTe/CdS heterojunction solar
cell was fabricated in 1969 [4]. The efficiency of the cell was reported to be 1%. Bonnet
and Robenhorst reported the first efficient (~5%) all-thin film CdS/CdTe solar cell [5].
Thin film solar cells based on CdTe have proven to be very promising in the photovoltaic
industry and have reached conversion efficiencies of around 16 %. The highest efficiency
reported to date is 16.5% by NREL research laboratory [6].
The main objective of this work carried out at University of South Florida is to
study the effect of structural properties of Tin Oxide used as a front contact on the
performance of CdS/CdTe solar cells. This thesis is organized into five chapters. Chapter1 deals with the history of photovoltaics. Chapter-2 discusses the basic device operation
of solar cell devices. A brief discussion of the material properties and a detailed review of
the literature are carried out in Chapter-3. Processing techniques used to fabricate cells in
this work are described in detail in Chapter-4. A detailed discussion of results is carried
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out in Chapter-5 and the conclusions drawn along with recommendations are discussed in
Chapter-6.
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CHAPTER 2
SOLAR CELL DEVICE PHYSICS

2.1 Photovoltaic Effect
A Solar cell is a p-n junction diode, which operates on the principle of the
photovoltaic effect. When light is incident on a solar cell, photons having energy higher
than the band gap are absorbed and electron-hole pairs (EHPs) are generated. These
electron-hole pairs that are generated are separated by the internal electric field across the
depletion region and finally collected at the external contacts.
This internal electric field can be generated by
• A Homojunction – a junction formed between a single semiconductor material
doped n & p
• A Heterojunction - a junction formed between two different semiconductor
materials.
The following sections discuss these two junctions in detail.
2.2 P-N Junction Operation
The band structures of intrinsic, p-type, and n-type semiconductors are shown
below. Ef is the energy of the Fermi-level. The Fermi energy is the energy at which the
probability of occupation by an electron is exactly one-half. As shown in the figure 1, for
intrinsic materials the Fermi level is in the center of the band gap (Eg). For n-type
materials it is shifted up towards conduction band; for p-type materials, it is shifted down
5
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Figure 1 Fermi Level Positions in Semiconductor Materials
towards the valence band.
A p-n junction is formed when two p-type and n-type semiconductor materials are
joined. At the instance of junction formation, a dffusion current Jdiff flows from the p-type
semiconductor to the n-type semiconductor, as a result of the concentration gradient. The
diffusion of mobile carriers in the region around the p-n junction leaves behind immobile
(fixed) charges. This region is called the depletion region. As the name suggests, this
region is depleted of charge carriers. The charged regions result in an electric field
(directed from n to p) that opposes further diffusion of holes from p-region and the
electrons from n-region.
The operation of the simple p-n junction is discussed next in detail with the help
of energy band diagrams.
2.2.1 Thermal Equilibrium
The energy band diagram at thermal equilibrium is illustrated in Figure 2. Under
thermal equilibrium conditions (applied bias Va=0 and no illumination), since Ef should
be constant, band bending is observed in the depletion region, which represents the
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Figure 2 Energy Band Diagram of a PN Junction Under Thermal Equilibrium
potential barrier of energy qVbi, where Vbi is the built-in potential. Those majority
carriers (holes on p-side) with energies greater than qVbi can diffuse from the p-region
into the n-region as a result of the difference in the carrier concentrations and constitute
the diffusion component of the hole current (Jp diff).
On the other hand, the minority carriers in the n-region drift down the potential
barrier to the p-region. This constitutes the drift component of hole current (Jp drift) which
is negative. Since both the components are equal and opposite in direction,
Jp = Jp diff + Jp drift = 0
Similarly, the net electron current Jn is also equal to zero. Thus, under equilibrium the net
current flow is zero.
2.2.2 Forward Bias
A p-n junction is said to be forward biased if the p-region is made positive with
respect to the n-region. The energy band diagram illustrated in Figure 3 clearly explains
the effect of forward bias.
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Figure 3 Energy Band Diagram of a P-N Junction Under Forward Bias
If Va is the applied bias, then the energy barrier is reduced to q(Vbi-Va). This reduction in
the barrier results in an increase in the number of majority carriers having energies
greater than q(Vbi-Va). Hence more holes diffuse into the n-region and also more
electrons into the p-region resulting in larger diffusion current components than their
thermal equilibrium values. Since the change in the barrier does not affect the minority
carriers in both regions, no change is observed in the drift components when compared to
their thermal equilibrium values.
Therefore, the net effect of forward bias is an increase in the diffusion current
components while the drift components remain unchanged from their thermal equilibrium
values.
2.2.3 Reverse Bias
A p-n junction is said to be reverse biased when the p-region is made negative with
respect to the n-region. The effect of reverse bias (Va < 0) on the energy band diagram is
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Figure 4 Energy Band Diagram of a P-N Junction Under Reverse Bias
illustrated in Figure 4. It can be observed that the energy barrier is increased to q(Vbi +
Va), which decreases the number of majority carriers that possess an energy greater than
q(Vbi + Va). As a result there is a reduction in the diffusion current components in both p
and n regions when compared to their thermal equilibrium values. However, the drift
current components of both n and p regions remain at their thermal equilibrium values. It
is clearly evident that the reverse current is low and negative and a further increase in the
amount of reverse bias has no effect on minority carrier supply.
The net result is a constant reverse saturation current –Io.
2.2.4 Under Illumination
When the p-n junction is subjected to illumination, a photocurrent IL results from
the generation of excess electron-hole pairs being acted upon by the electric field across
the depletion region.

9

2.3 Solar Cells
2.3.1 Theory of Operation
The basic operation of a solar cell involves the absorption of photons, the
subsequent generation of carriers and their diffusion, carrier separation by the electric
field acting across the depletion region and the collection of the carriers.
The absorption of light in a semiconductor depends on the energy of the incident
photon and the band gap of the semiconductor. Absorption is achieved only when the
energy of the incident photon (E = hc/λ) is greater than the bandgap of the semiconductor
(Eg) where h is Planck’s constant, c is the speed of light in vacuum and λ is the
wavelength of the incident radiation.
The absorption of light by a semiconductor is governed by the equation
I = Ioe-αt
Where Io is the intensity of the light incident on the semiconductor, α is the absorption
coefficient, and t is the depth into the material from the surface of incidence. However, in
solar cells most of the incident light is absorbed in the absorber and hence most of the
photocurrent is a result of the electrons from the absorber. A few electron-hole pairs are
generated in the window layer, but their contribution to the photocurrent is negligible.
2.3.2 Current - Voltage Characteristics
The dark and light I-V characteristics of an ideal solar cell are shown in Figure 5.
The behavior in the dark is governed by the equation
I = Io[ eqV/AkT – 1]
The total current under illumination is given by
I = Io[ eqV/AkT – 1] – IL

10

Figure 5 Dark and Light I-V Characteristics of an Ideal Solar Cell
Where Io is the reverse saturation current, A is the diode quality factor, k is the
Boltzmann’s constant and T is the temperature. The value of A lies between 1 and 2.
Although these are the fundamental parameters of the solar cell, the usual description of
efficiency is in terms of open-circuit voltage (Voc), short-circuit density (Isc) and fill factor
(FF).
The Voc is the output voltage at the device terminals when they are open, which is
given by
Voc = AkT/q * ln [IL /Io + 1]
The maximum value of Voc is obtained when Io is minimum and when A is 1. However,
an increase in A does not lead to an increase in Voc as suggested by above equation, since
increasing A leads to an increase in Io thus hurting the Voc. Figure 6 shows the inverted IV curve of solar cell in the fourth quadrant indicating the maximum power rectangle. The
cell can be operated at a bias point (Vm,Im) where the IV product is maximum for
maximum power output.
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The FF of an I-V curve is defined by
FF = Vm*Im/Voc*Isc
Finally, the conversion efficiency is given by η = Voc * Isc * FF / Pin where Pin is
the incident power.

Figure 6 I-V Characteristics Indicating the Maximum Power Rectangle
2.3.3 Losses
Practical solar cells are less efficient owing to certain loss mechanisms.
The different loss mechanisms are
● Optical loss
● Recombination
● Loss due to Series and Shunt resistances.
2.3.3.1 Optical Loss
When light is incident on the surface of a semiconductor material, a certain
amount of it is reflected, which results in transmission loss. The use of anti-reflective
coatings reduces the reflection losses.

12

2.3.3.2 Recombination
Recombination is a process of annihilation of electron-hole pairs. Recombination
in the bulk and at the surface is the basic cause for Isc loss. The carriers generated well
away from the junction have a high probability of recombining before they reach the
device terminals.
2.3.3.3 Series and Shunt Resistance Losses
Practical solar cells have finite series and shunt resistances associated with them.
Owing to these resistances, the total current in the solar cell is given by
I = Io [e q (V – IRs)/AkT – 1] + (V-IRs) / Rsh – IL
The bulk resistance of the semiconductor, resistance of metallic contacts, and the contact
resistance between the semiconductor and the metallic contacts cause series resistance Rs.
Shunt resistance Rsh is caused by leakage paths. Both of them affect the device’s
performance by reducing its FF. Figure 7 shows equivalent circuits of both ideal and

Figure 7 Equivalent Circuit of a Solar Cell (a) Ideal (b) Practical
practical solar cells. The effect of series and shunt resistances on I-V characteristics is
illustrated in Figures 8 and 9.
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Figure 8 Effect of Series Resistance

Figure 9 Effect of Shunt Resistance

2.4 Heterojunctions
A heterojunction is a junction formed between two different semiconductors.
Figure 10 shows the energy band diagram of the two semiconductors prior to junction
formation. Eg1 and Eg2 are the band gaps of the two semiconductors, Фm1 and Фm2 are

14

their work functions, and χ1 and χ2 are the electron affinities. ΔEc and ΔEv represent the
conduction band and valence band discontinuities respectively and are given by [7]
ΔEc = χ1 - χ2
ΔEv = Eg2 - Eg1 – ΔEc

Figure 10 Energy Band Diagram of Two Semiconductors Prior to Hetrojunction
Formation – Adopted from [8]
When these two semicondutors are brought together to form a junction, the resultant
energy band diagram appears as shown in the Figure 11. It can be observed that,
discontinuities in the conduction and valence bands are a result of different bandgaps and
electron affinities. These discontinuities, which act as barriers, impede the current flow.
Hence, an appropriate junction partner for the absorber layer must be chosen such that the
discontinuities are minimized.

15

Figure 11 Energy Band Diagram of a Heterojunction- Adopted from [8]

Both heterojunctions and homojunctions have their own advantages and
disadvantages.
▪ Heterojunction devices suffer from the problems of lattice mismatch and
differences in electron affinities resulting in interface states which act as recombination
centers, whereas homojunctions are free from such problems.
▪ Heterojunctions are a solution in overcoming surface recombination problems
faced in homojunction solar cells.
▪ Use of direct band gap semiconductors helps in reducing costs.
▪ Enhanced short-wavelength spectral response, which leads to an increase in
short-circuit current densities, is an advantage that heterojunctions enjoy over
homojunctions.
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CHAPTER 3
MATERIALS AND LITERATURE REVIEW

3.1 Materials
3.1.1 Tin Oxide as Transparent Conducting Oxide
Transparent Conducting Oxides (TCOs) are used as front contacts in the
heterojunction solar cells. As the name suggests, they are largely transparent. For a
material to be used as a TCO it should have a band gap greater than 3.0 eV for successful
optical transmission [9]. It should also have high optical transmission (> 90%).
The two other optical mechanisms related to the TCO are absorption and
reflection. As discussed earlier in chapter-2, photons having energies higher than the
band gap are absorbed. Since TCOs are wide band gap semiconductors, such energies are
in the UV region. In general, there are two possibilities of reflection: one is that the
photon can be reflected from the surface of the material and the second from the bulk of
the material. In general these reflection losses have to be minimized.
Different oxides used as TCOs for solar cells are In2O2, Indium Tin Oxide (ITO),
SnO2, and ZnO etc. The present work uses SnO2. It is to be noted that SnO2 was used as
the TCO layer in the fabrication of the CdTe/CdS solar cell that had a record efficiency of
15.8% [10].
SnO2 has a tetragonal rutile structure. The unit cell consists of 2 tin atoms and 4
oxygen atoms. Each cation is at the center of six oxygen atoms forming a regular
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octahedron, and each oxygen atom is surrounded by three tin atoms forming an
equilateral triangle.
Conduction in SnO2 is a result of oxygen vacancies. The use of fluorine as a
dopant also increases the conductivity. SnO2 used in the present work is in bilayer form,
the bottom one being SnO2 doped with fluorine and the top one being undoped. It has
been shown that the incorporation of a high resistive layer immediately after a low
resistive layer improves the device performance [11].
3.1.2 CdS as Window Layer
Although p-CdTe/TCO junctions with efficiency > 10% have been demonstrated,
these junctions are fundamentally inferior. A window layer, which is then introduced in
the CdTe solar cells, simply put, is a transparent conducting semiconductor material.
The present work uses CdS as the window layer, which has n-type conductivity
due to sulphur vacancies that act as donors. The n-type conductivity and band gap of 2.42
eV (ensuring transmission of large portion of VIS solar spectrum into CdTe) make it an
excellent window layer. It is required that the CdS be conductive, thin to allow high
transmission and uniform to avoid short circuit effects [12]. It has been shown that asdeposited CdS is highly resistive of the order of 106 Ω-cm [8]. The resistivity can be
decreased by annealing in H2 (increases sulphur vacancies) and by dopant incorporation.
On the other hand, annealing in O2 increases the film density, reduces sulphur vacancies,
and thus increases resistivity [13].
3.1.3 CdTe as Absorber Layer
As the name implies, the absorber layer absorbs 90% of the solar spectrum in the
CdS/CdTe heterojunction solar cells for the generation of photocurrent. CdTe, a II-VI
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semiconductor, is used as the absorber layer for the present study. It has a band gap of
1.44eV, a near ideal requirement of 1.5 eV for the maximum conversion efficiency of
solar cells [14]. Electron affinity of CdTe is 4.2eV which results in discontinuities
(discussed in earlier chapter) in the conduction band of the CdS/CdTe heterojunction.
CdTe can be doped both p and n. The p-CdTe used for the present work has its ptype conductivity because of internal cadmium vacancies, which act as acceptors. For the
maximum conversion efficiency to be obtained, it is required to form a low resistance
contact to p-type CdTe. This is difficult because of its large work function of 5.8eV.
Thus, a contact material with a work function greater than 5.9-6.0 eV is required.
However, no metals have such a large work function.
3.2 Literature Review
One of the issues with the conventional CdTe device is that poly-CdS film has a
bandgap of ~2.42eV which causes considerable absorption in the short-wavelength
region. It is said that this absorption could lead to a current loss up to 7.5mA/cm2, which
is quite substantial considering that the maximum theoretical photocurrent for these
devices is 30.5mA/cm2. It has been shown that reduction in this Jsc loss and, hence,
increase in photocurrent can be achieved by decreasing the CdS thickness [15]. However,
Voc and FF decrease as the CdS thickness is reduced and it has been impractical to
fabricate devices with CdS thicknesses less than 1000Å. One of the suspected reasons for
this decrease in FF and Voc is the formation of TCO/CdTe micro junctions. These
junctions are considered to be fundamentally inferior to the CdS/CdTe heterojunctions.
Hence, a significant challenge faced by the CdTe research groups is to maintain high Vocs
and FFs while utilizing thin CdS. The use of a high resistive (high-ρ) layer, also referred
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to as a buffer layer, at the front contact has been found to be an effective method [11].
Record efficiency (16.5%) cells, the highest to date, have been developed demonstrating
the need for effective buffer layers and thin CdS [6].
Tin Oxide is the most common TCO used in CdTe/CdS solar cells. Its properties
are critical to the solar cell performance, in particular, when CdS films of small
thicknesses are utilized. Optical confinement at the front contact by the formation of
textured TCOs is one of the provisions reported to cause an increase in Jsc. Textured
TCOs are the films with increased roughness and grain-size. It has been demonstrated
that an appropriately rough tin oxide film induces light trapping and it has become
common practice to introduce this effect to improve the efficiency of most of the
hydrogenated amorphous silicon (a-Si:H) based solar cells. The idea of light trapping in a
semiconductor device was proposed for the first time in 1968 [16].
3.2.1 Qualitative Description of Light-Trapping Phenomenon
It is said that amorphous Silicon based solar cells have relatively poor QE in the
red region and hence light trapping offers a mechanism by which the absorption of red
light in the intrinsic a-Si:H layer is increased [17].

Figure 12 Light Trapping Phenomenon
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The light-trapping effect is evident in figure 12, which is a schematic crosssection of a solar cell grown on a rough tin oxide film. After passing through the
SnO2, the incident red light strikes the rough interface with the silicon, gets scattered at a
distribution of angles, and impinges upon the back reflecting contact. Since the interface
at the back contact is also rough, the light gets reflected back diffusely. Some of the light
that is reflected at the rear and scattered at angles greater than the critical angle will
undergo total internal reflection at the SnO2/a-Si:H interface and so makes multiple
passes through the silicon active layer. As a result, the effective path-length of the
diffusely scattered light is increased and, hence, more of it is absorbed. It is concluded
that slightly rough surface structures for the front electrode give rise to solar cells with
improved efficiency, and very rough films are prone to introduce shunting which
degrades the cell performance. It was also observed that tin oxide films with increased
roughness tend to produce cells with lower overall reflection losses. In another study, the
surface of the SnO2 film was found to have a close relation with the conversion efficiency
of a-Si:H solar cells prepared on SnO2/glass substrates [18]. Figure 13 shows the
evidence of this relation reported in this work. It can be observed that as the grain size
increases, conversion efficiency is increased while the Voc slightly decreases. Jsc shows
the most significant increase. Figure 14 proves that this increase in Jsc is a result of a
decrease in the specular reflectivity measured from the glass side of the cell.
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Figure 13 Effect of SnO2 Grain Size

Figure 14 Specular Reflectivity vs. Jsc

Figure 15 shows the transmittance spectra (total and diffused) as a function of
wavelength in the range 400-800nm for three SnO2:F films deposited at different
substrate temperatures by APCVD [19]. Curves a and c refer to fluorine doped SnO2
deposited at 550oC, b and e at 450oC whereas curves c and f refer to undoped SnO2
deposited at 400oC. It can be observed that as the substrate temperature increases, the
total and diffuse transmittance increase. For the best transparent film (655nm thick) the
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average total transmittance reaches 94% and the average diffused transmittance is 24%.

Figure 15 Transmission Spectra of SnO2 Films Deposited by APCVD

Figure 16 Transmission Spectra of 0.6μm Thick CdTe Layer
Textured SnO2:F has been used as transparent electrode for less than 1μm thick CdTe
solar cells to increase the incident light confinement and thus to achieve high conversion
efficiency [20]. Solar cells with conversion efficiencies of 10.1%, 11.2% and 10.1% with
SnO2:F haze ratios of 37%, 11% and 3% have been fabricated with a 90nm thick CdS
layer and a 1μm thick CdTe absorber layer. Figure 16 shows the transmission spectra of
0.6 μm thick layers on different TCOs as an example of optical confinement. The
apparent decrease of transmission in the range of 500-800nm is due to increased light
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scattering as the roughness of SnO2:F increased. It is reported that the values of optical
transmission loss remain below 5% in the case of textured tin oxides. The effective
optical confinement at the front contact results in higher absorption of the incident light.
This is shown by the increase in QE between 500-800nm as shown in Figure 17.

Figure 17 Spectral Response and Reflectance of CdTe Cells with Different Textured
TCOs
In an attempt to optimize CdS thickness it was observed that SnO2:F with haze
ratios of 11% and 3% showed similar trends with respect to CdS thickness, whereas the
performance of SnO2:F with 37% haze ratio showed deterioration below CdS thickness of
80nm. It is therefore suggested that CdS should be thicker in the case of rougher films to
contribute to Voc and Jsc.
In the case of CdS/CdTe solar cells, the TCO (SnO2:F) properties have a greater
influence on device performance [21] when the thickness of the CdS window layer is
reduced (typically less than 1000Å). Figure 18 shows the SR of two cells exhibiting the
characteristic of Jsc-Voc/FF trade off. The Voc and FF for the cells with relatively thick
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and thin CdS were 844 and 820mV and 72% and 65% respectively. It is reported, in this
work, that this Jsc-Voc/FF trade off associated with CdTe devices was minimized as the
SnO2 roughness/grain size increased. Figure 19 shows the 3-D graphs in which Voc and
FF were plotted as a function of QE @ 450nm and SnO2 roughness.

Figure 18 SR of CdTe Cells Fabricated with Thin and Thick CdTe Films Which
Exhibit Jsc-Voc Trade-Off

Figure 19 3-D Graphs of Voc as a Function of the SnO2 Roughness and QE @ 450nm
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Figure 20 3-D Graphs of FF as a Function of the SnO2 Roughness and QE @
450nm.
It was concluded that devices exhibit a decrease in Voc and FF as the QE @ 450nm
increases, however this decrease is not substantial as the roughness increases. Hence, it is
said that the role of SnO2 is important in particular when CdS is extremely thin. Efforts
have also been made to characterize SnO2 films with different roughness.

Figure 21 Transmission of SnO2 Films With Various Roughness
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Figure 21 shows the transmission of these films deposited at different substrate
temperatures. It is said that the apparent decrease in transmission is due to an increase in
film thickness. Figure 22 shows the SR of four devices fabricated on substrates with
different SnO2 roughness. It can be observed that the QE @ 450nm increases as the
roughness increases suggesting that the CdS gets consumed with an increase in SnO2
roughness. However, it is also said that the origin of thickness variation is not explained
properly due to CdS thickness reproducibility issues and due to CdS consumption during
cell fabrication processes.

Figure 22 SR of CdTe Cells Fabricated on SnO2 Substrates with Different
Roughness
3.2.2 CdS Consumption
A considerable amount of work has been done on the development of CdS/CdTe
solar cells over the past decade. It has become usual practice to employ high temperature
deposition conditions during CdTe growth and post-deposition treatments. It has been
shown that a considerable amount of CdS is consumed during these two processes due to
intermixing at the CdS/CdTe interface. It is, therefore, suggested that improved
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performance can be achieved by fabricating cells with relatively larger initial CdS
thickness and promoting interdiffusion and thinning of the CdS layer using high
temperatures during fabrication of the cell [23]. However, as it is known, there is a
process dependent maximum limit to which CdS can be thinned because very thin CdS
films can adversely impact the device Voc and FF. Thus, in order to fabricate efficient
CdS/CdTe solar cells it is necessary to optimize initial CdS thickness and high
temperature treatments employed during the fabrication process.
3.2.2.1 CdS/CdTe Intermixing
It has been shown that interdiffusion at the CdS/CdTe interface (one of the critical
device regions) forms a sulphur-rich CdTeyS1-y and a Te-rich CdSxTe1-x [2]. The stable
crystallographic forms of the solid alloys are a zincblende structure for the Te-rich
CdTe1-xSx and a wurtzite structure for S-rich CdS1-yTey. The compositional dependence
of the CdTe1-xSx bandgap is described by Eg = 2.40x + 1.51(1-x) – bx (1-x) where the
bowing parameter b=1.8 [2, 23]. The reduced QE between 520nm and 580nm shown in
Figure 23 [24] is attributed to Te diffusion into CdS, and the formation of CdS1-yTey alloy
on the S-rich side of the junction reduces the bandgap and increases absorption. This
effect is suppressed by annealing the CdS film prior to CdTe deposition to reduce
crystallographic defects in the CdS. The extension of QE by 10 to 20 nm into the NIR
region is attributed to sulphur diffusion into CdTe, and the formation of CdSxTe1-x alloy
on the Te-rich side of the junction reduces the absorber layer bandgap due to the
relatively large optical band bowing parameter of the CdTe-CdS alloy system. Overall,
this has little effect on QE since the increase in long wavelength QE typically increases
photocurrent by ~0.5mA/cm2. Other significant effects of alloy formation include
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spatially non-uniform consumption of CdS, penetration of CdS into CdTe film grain
boundaries and the relaxation of lattice strain between CdTe and CdS.

Figure 23 SR of Cells With Different CdS Thicknesses

The intermixing of CdS and CdTe is accelerated by CdCl2 and O2 chemical
activity during post-deposition treatment, a necessary step in achieving higher
efficiencies. At low junction temperatures the interaction between CdTe and CdS is
minimal. Thus, CdCl2 heat treatment is necessary to cause interdiffusion at the junctions
formed at lower temperatures (~400oC) [25]. The extent of the alloyed CdSxTe1-x region
has been the subject of previous studies by the NREL group [26]. EDS analysis was
performed on samples deposited at 425oC and 625oC with no heat treatment.
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Figure 24 EDS Analysis of Sample Deposited at 450oC
Cd, Te and S were analyzed and plotted as a function of position. Figure 24 shows such
analysis for the sample deposited at 425oC. Only small amounts of sulfur were detected
in the CdTe films in the vicinity of the interface. On the other hand, EDS analysis of
CdTe films deposited at 625oC (shown in Table 2) showed sulfur levels exceeding 10%.
Table 2 EDS Analysis of CdTe Deposited at 625oC
Near interface

1.5um away

Cd

51.45 %

52.29 %

Te

38.31 %

46.65 %

S

10.24 %

1.05 %

Further interdiffusion occurs during the post-deposition heat treatments. However, the
rate at which the CdS/CdTe solar cells converge on the alloyed structure will depend on
factors such as S diffusion in CdTe and Te diffusion in CdS, which in turn depend upon
deposition techniques and parameters like temperature and time. It is revealed that the
grain boundaries and intragrain defects in CdTe act as active non-radiative recombination
sites. The CdCl2 treatment lowers the recombination efficiency of these grain boundaries
and intragrain defects, which clearly indicates the passivating effect of CdCl2 treatment.
Figure 25 shows the Cathodoluminescence (CL) linescan (performed to estimate carrier
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recombination efficiency at defect sites) superimposed on an SEM image. It can be
concluded from the images that the CdCl2 treatment results in a factor of two reduction in
the recombination efficiency at grain boundaries and at intragrain defects.

(a)

(b)
Figure 25 CL Linescan Superimposed on SEM Images (a) As-deposited CdTe
(b) After CdCl2 Treatment
The other effects of CdCl2 treatment on the structural properties of CdTe films
include recrystallization, grain growth, and reduction in stress. It is reported that for these
effects to take place, it is necessary that there is enough lattice-strain energy in the film
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[27]. Hence, PVD deposited films treated at 400oC showed complete recrystallization and
grain growth while CSS deposited CdTe films did not. It is also reported that
recrystallized cells have an increased short-circuit current and an increased open-circuit
voltage [28].
3.2.3 Issues Regarding Thin-Film CdTe/CdS Devices
For laboratory research, the key issues are reducing Voc sensitivity to window
layer configuration and forming low resistance contacts to CdTe [29]. Even though the
poly-CdS film has been used commonly as a window material, there are three main issues
associated with it that limit the device performance. They are
● CdS1-yTey alloy with lower bandgap affects device performance [30]
● Poly-CdS has a bandgap of ~2.42eV causing considerable absorption in the
short wavelength region.
● There is a nearly 10% lattice mismatch between poly-CdTe and poly-CdS films
which causes high defect density at the junction region.
A novel window material, oxygenated nano-crystalline CdS (nano-CdS:O), is
developed which is stated to have higher optical bandgap (2.5-3.1eV) than poly-CdS film
and has a nano-structure. It is said that the use of this nano-CdS:O can significantly
suppress Te diffusion into CdS [6]. Conversion efficiency of 16.5% was achieved, the
highest for CdS/CdTe reported to date.
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CHAPTER 4
EXPERIMENTAL DETAILS

4.1 Tin Oxide
Tin oxide is deposited in the form of a bilayer onto a 7059 glass substrate by the
MOCVD technique. The bottom layer is fluorine doped SnO2 and the top one is undoped
SnO2. Figure 16 shows the MOCVD setup used in this work. It consists of
•

Bubblers for the storage of the organometallic sources

•

Quartz reactor containing graphite susceptor

•

RF coils which derive the power from an RF power unit (not shown in
figure) to heat the susceptor

•

Mass flow controllers to control the gas flow.

Figure 26 MOCVD Setup for SnO2 Deposition – Adopted From Ref [32]
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The glass substrates are first cleaned in dilute HF solution, then rinsed with DI water and
blown dry with N2. The samples are then loaded onto the graphite susceptor. High purity
He (the carrier gas) is passed through the reactor mixed with O2 and 13B1 (Halocarbon
used as a source for fluorine). TMT is used as the source for Sn. The parameters involved
in this process that control the deposition rate are substrate temperature, oxygen flow
rate, fluorine flow rate and partial pressure of gases.

4.2 CdS
Several techniques that can be used for the deposition of the CdS layer are close
spaced sublimation (CSS), vacuum evaporation, sputtering, chemical bath deposition
(CBD), etc. The present work uses CBD technique. Some of the advantages of this
process are uniform deposition, simplicity and low cost. A drawback is the generation of
liquid Cd waste. As shown in Figure 17, the setup consists of a double walled beaker and
a heating source that heats a solution which flows around the bath and heats the solution
inside the beaker. The temperature is read directly by the thermometer immersed in the
solution. The SnO2 deposited samples are immersed in the beaker containing water at
85oC – 90oC and the measured amounts of reactants are added every 10 minutes for
required amount of time .The reactants used are
•

Cadmium acetate (source for cadmium)

•

Thiourea (source for Sulphur)

•

Ammonium acetate

•

Ammonium hydroxide.
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Figure 27 CBD Setup for CdS Deposition – Adopted From Ref [32]

4.3 CdTe
CdTe films, in this work, are deposited by Close Spaced Sublimation (CSS)
technique. Figure 18 shows the setup in which a quartz tube is used as a reactor. The
source and the substrate are separated by 1-2 mm thick quartz spacers. Both substrate and
source holders are supported inside the reactor with the help of quartz rods. Heating of
the source and the substrate is provided by 2 kW halogen lamps. K-type thermocouples
are used to measure the temperature of the graphite. Heating is controlled by a
temperature controller and a solid state relay. Powdered CdTe of 99.999% purity is used
to deposit a film approximately 300µm thick on a 7059 glass substrate which serves as a
source for subsequent CdTe depositions on CdS/SnO2:F/7059 glass substrates.
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Figure 28 CSS Setup for CdTe Deposition – Adopted From [32]
The first step in the deposition of CdTe is pumping down the chamber to 0.5 Torr using
Varian DS-402 vacuum pump. The Chamber is then backfilled with H2. Annealing of
CdS is then done in the presence of H2 at 390oC for 10 min. The chamber is next purged
with He for 3 times, the CdTe is deposited in the presence O2 and He at the required
substrate and source temperatures. The thickness of the films deposited varies from 5µm
to 8µm depending on the deposition time. Parameters affecting the growth rate are
substrate and source temperatures, partial pressure of the ambient and the distance
between the source and the substrate.
4.4 CdCl2 Treatment
CdCl2 treatment involves deposition of CdCl2 by evaporation and annealing at
different temperatures in the presence of He and O2 ambient. The substrates are loaded
into an evaporation chamber. Prior to the deposition, the chamber is pumped down to 10-5
Torr. Evaporation is started after reaching this pressure, and ~8000Å of CdCl2 is
deposited. These substrates are then transferred to another chamber where they are
annealed in the presence of He and O2 for a specific amount of time at required
temperature.
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4.5 Contacting
The CdCl2 treated samples are first rinsed with methanol to remove the excess
CdCl2 and are then etched in bromine-methanol solution. The chemical etch is followed
by the application of polyimide tapes (which define the cell areas) and graphite mixed
with HgTe:Cu. After allowing the samples to air dry, they are annealed at 270oC in He
ambient for 25 min. A thin layer of silver is then applied on the cells. After annealing the
tapes are removed and the CdTe around the cells is scribed off. Indium is applied to the
SnO2:F surface exposed by the scribe. The complete structure of the CdS/CdTe solar cell
thus fabricated is shown in Figure 30.

Figure 29 Device Configuration of CdS/CdTe Solar Cell
4.6 Solar Cell Measurements
Dark and light J-V measurements are done using a setup which consists of lamps
to shine light on the device, which simulates AM1.5 conditions, and a source meter
(Keithley 2410) interfaced to a computer. A Labview program runs the source meter that
sweeps the voltage across the device and measures the current measured for different
values of applied voltage. The program allows storage these values, and it also calculates
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the device parameters. The cell characteristics are then plotted using the stored data. A
Silicon detector is used to calibrate the light source.
Spectral response setup consists of a GE Quartz lamp rated 400 W/120V, which is
used as a light source, an Oriel 74100 monochromator, and a computer. The light from
the lamp passes through the monochromator, which consists of different gratings and
mirrors to produce spot of light containing short range of wavelengths that is focused
onto the device through a narrow slit. The Labview program controls the wavelength of
light that is incident on the sample. Different values of current are measured for the
required spectrum of wavelengths, and the program stores the data. The data is then
plotted to give the QE and Jsc at all the wavelengths.
Atomic force microscopy (AFM) measurements were done on a Scan Probe
Microscope Dimension 3000. A cantilever, specially constructed for surface structure
investigation, is held with the help of a piezohead. This cantilever does the scanning
above the sample surface (non-contact scanning) and the change in the vertical position
reflects the topography of the surface.
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CHAPTER 5
RESULTS AND DISCUSION

5.1 Characterization of SnO2 Films
Tin Oxide with varying degrees of roughness is used as TCO in this work. AFM
measurements are used to characterize these films. Table 3 lists the roughness (Ra) of
three films A, B & C deposited at three different temperatures. The SnO2 used in this
work is a bilayer, and both the layers of film A are deposited at 465oC. For film B, the
bottom layer is deposited at 465oC and the top layer is deposited at 495oC. For film C
both the layers are deposited at 495oC.
Table 3 Variation in Roughness with Substrate Temperature
Sample
SnO2 Tdep
Roughness, Ra
o
[ C]
[nm]
A

465

10.64

B

465/495

13.74

C

495

19.74

It is found that higher deposition temperatures cause an increase in the roughness of the
films. On a visual observation of these films, it is seen that the films with higher
roughness turned milky white in nature. Figures 30-32 show the AFM images of the
SnO2 with the roughness listed in table 3.
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Figure 30 AFM Image of SnO2 Surface with Ra = 10.64nm

Figure 31 AFM Image of SnO2 Surface with Ra = 13.74nm
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Figure 32 AFM Image of SnO2 Surface with Ra = 19.74nm

For the following discussion it must be noted that efforts have been made to increase Jsc
by increasing the spectral response of the device. This is done by controlling the CdS
thickness either by
1) directly controlling the CdS deposition time, or
2) indirectly by controlling
a) CdCl2 heat treatment (HT): Annealing at higher temperatures results in increased
consumption of CdS and hence thinner CdS in the finished device.
b) CdTe deposition temperature: Higher substrate temperatures lead to thinner CdS
in the finished device.
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5.2 Effect of Roughness of SnO2 Films
A series of cells are fabricated with the SnO2 roughness listed in table 3 and an
initial CdS thickness of 1000Å. After the CdTe deposition at a substrate temperature of
580oC, the samples are annealed at 390oC, 400oC, 405oC and 410oC in the presence of
CdCl2. This section discusses the effect of SnO2 roughness coupled with CdCl2 annealing
temperature. The QE @ 450nm is used as a measure of CdS thickness in the finished
device. Figures 33 and 34 show the average Voc and the FF as a function of CdCl2
annealing temperature (Tann) and SnO2 Ra. Averages are based on four cells. For a given
Ra, the Voc and the FF decrease as the CdCl2 Tann increases. Ra=13.74 seems to improve
Voc in particular when the CdS remained is “thin”. However, there seems to be no
significant effect on the FF.
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Figure 33 Dependence of Voc on Ra and CdCl2 Tann
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Figure 34 Dependence of FF on Ra and CdCl2 Tann
Figures 35, 36 and 37 show the spectral response of each device with Ra
10.64nm, 13.74nm and 19.74nm respectively, and the annealing temperatures are shown
in the legend. The parameters of each device are listed in tables 4-6.
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Figure 35 SR Curves of the Cells with Ra=10.64nm
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Figure 36 SR Curves of the Cells with Ra=13.74nm
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Figure 37 SR Curves of the Cells with Ra=19.74nm
Table 4 Parameters of Cells with SnO2 Ra=10.64nm
Substrate #
CdCl2 Tann
Voc
FF
o
[ C]
[mV]
[%]
8-15-A24-a
390
830
68.4

Jsc
[mA/cm2]
22.49

QE@
450nm
0.42

8-15-A24-c

400

830

65.6

21.4

0.46

11-14-A7-d

405

740

59.7

23.79

0.68

10-6-A15-a

410

730

54.8

24.07

0.73
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Table 5 Parameters of Cells with SnO2 Ra=13.74nm
FF
Substrate #
CdCl2 Tann
Voc
[mV]
[%]
[oC]
8-15-A23-a
390
810
69.2

Jsc
[mA/cm2]
21.14

QE@
450nm
0.38

8-15-A23-c

400

830

69.6

21.15

0.39

11-14-A10-b

405

800

56.9

24.29

0.72

10-6-A18-b

410

810

59.1

23.98

0.8

Table 6 Parameters of Cells with SnO2 Ra=19.74nm
Substrate #
CdCl2 Tann
Voc
FF
Jsc
[oC]
[mV]
[%]
[mA/cm2]
10-6-A2-a
390
810
67.2
20.6

QE@
450nm
0.35

10-6-A2-a

400

830

68.9

20.32

0.35

11-14-A9-a

405

760

62.0

23.57

0.68

10-6-A17-b

410

750

51.1

23.14

0.69

5.2.1 Device Analysis
For Ra = 10.64nm, the CdS is used up considerably, and possibly entirely
consumed as expected, leading to lower Voc and FF at the two highest annealing
temperatures (405oC and 410oC). This indicates degradation in the junction properties as
CdS is thinned. The consistent decrease in shunt resistances shown in table 7 is believed
to affect the device performance. However, the light J-V characteristics shown in figure
38 suggest that this effect is small. The series resistances appear to be decreasing by a
small amount for the devices annealed at higher temperatures. It can be observed from
the response in the fourth quadrant that samples with higher annealing temperatures
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suffered from poor collection (discussed in section 5.2.2.1). This can be a part of the
reason for the decrease in the performance of the devices annealed at higher
temperatures.
Table 7 Shunt and Series Resistances for Ra = 10.64nm
CdCl2 Tann [oC]
Rsh [Ω-cm2] Rs [Ω-cm2]
390

1266

2.5

405

805

1.92

410

763

2.3

0.075

Current density [A/cm2]

390
0.05

405
410

0.025

0

-0.025
-0.25

0.25

0.75
Voltage [V]

1.25

Figure 38 Light J-V Characteristics of Cells with Ra = 10.64nm
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Figure 39 Dark J-V Characteristics of Cells with Ra = 10.64nm
Figure 39 shows the dark J-V data for these devices. Based on this it can be said that the
lower Vocs for the devices annealed at higher temperatures are due to higher dark
currents. When Ra is increased to 13.74nm, Vocs increased primarily for the two higher
annealing temperatures. However, there is little effect on FFs. This increase in Voc can be
explained as a result of the decrease in the dark current (see figure 40).
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Figure 40 Dark J-V Characteristics of Cells Annealed at a) 405oC b) 410oC
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Figure 41 shows the light J-V characteristics of the devices annealed at 390oC, 405oC,
410oC. Again, the devices annealed at the two higher annealing conditions seem to be
affected by inefficient collection (explained in section 5.2.1.1).
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Figure 41 Light J-V Data for Cells with Ra = 13.74nm
Table 8 Shunt and Series Resistances for Ra = 13.74nm
CdCl2 Tann [oC]

Rsh [Ω-cm2]

Rs [Ω-cm2]

390

1458

2.247

405

944

1.485

410

1011

1.9084

The shunt resistance data shown in table 8 appears to have improved from previous set. It
is not known at this moment what caused this. The series resistance decreased for the two
higher annealing temperatures. However, this decrease in series resistance does not seem
to be affecting the device performance.
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5.2.1.1 Collection
As discussed in the previous section, the devices fabricated at higher annealing
temperatures suffered from poor collection in addition to lower Vocs and FFs. In order to
discuss this issue, monochromatic J-V measurements were performed for four
wavelengths (460nm, 520nm, 640nm and 700nm). Figures 43 and 44 show the J-V data
for two devices with roughness of 10.64nm and 13.74nm that have the same annealing
temperature (390oC). The plots of FF dependence on wavelength are shown in figure 42.
The dotted lines show the white light FF of the devices. In both cases, FFs are decreasing
with wavelength indicating that the collection for deep carriers is not efficient. For the
cell with Ra of 10.64nm the decrease in the FF at two long wavelengths when compared
to the device with Ra of 13.74nm is believed to be caused by a barrier at the front contact
(see figure 43) and this is unique as this is not seen in any other devices fabricated during
this work. This effect seems to be eliminated as the roughness is increased (figure 44).
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Figure 42 FF vs. Wavelength for Cells Annealed at 390oC
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Figure 43 Monochromatic J-V for Cells Annealed at 390oC with Ra=10.64nm
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Figure 44 Monochromatic J-V for Cells Annealed at 390oC with Ra = 13.74nm
Monochromatic light J-V measurements were also performed on the cells annealed at
410oC. Figure 45 shows the data in each case of roughness. For the device with Ra of
10.64nm (see figure a) it can be observed that the FF is almost constant with increase in
the wavelength, but the white light FF for this device is much lower as shown by the
dashed lines. The most likely reason can be given as increased recombination. For this
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device, when the roughness is increased to 13.74nm, it is found that the collection is
improved for the two short wavelengths (see figure c) which improved the FF for these
two wavelengths. This seems to be a part of the reason for improvement in the device
performance when the roughness is increased.
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Figure 45 a) FF vs. Wavelength for the Cells Annealed at 410oC; Monochromatic
J-V data for cells annealed at 410oC with Ra of b) 10.64nm c) 13.74nm
When Ra is further increased to 19.74nm, the Voc and FF for the device annealed
at the highest temperature (410oC) decreased. Dark J-V data shown in figure 47 clearly
explains that the decrease in Voc is due to higher dark current. Table 9 shows the shunt
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resistance data for each annealing condition. It can be observed that there is a decrease in
the shunt resistance as the annealing temperature increases, which can be given as a part
reason for the decrease in device performance. However, this shunting effect is not seen
clearly from the light J-V data for the same devices (see figure 46).

Table 9 Shunt and Series Resistances for Ra = 19.74nm
CdCl2 Tann [oC]

Rsh [Ω-cm2]

Rs [Ω-cm2]

390

1520

1.947

405

740

1.947

410

830

2.051

0.1

Current density [A/cm2]

390
0.075

405
410

0.05

0.025

0

-0.025
-0.5 -0.25

0

0.25

0.5

0.75

1

1.25

Voltage [V]

Figure 46 Light J-V Data of Cells with Ra = 19.74nm
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Figure 47 Dark J-V Data for Cells Annealed at 410oC
Based on the above analysis the following conclusions can be made
● The CdS is consumed considerably, and possibly entirely, leading to “thin” CdS
at the two highest annealing temperatures as expected (see figures 35-37). In general the
Voc and the FF decrease while Jsc increases, as the annealing temperature increases.
● As the roughness is increased to 13.74nm (see table 5), there is an increase in
Voc for the samples annealed at the two higher annealing temperatures i.e., increased Ra
seems to improve Voc for “thin” CdS. Hence it can be concluded that cells fabricated with
increased roughness of SnO2 can tolerate thinner CdS.
● Further increase in roughness to 19.74nm leads to a decrease in Voc and FF in
the case of samples annealed at the highest temperature (see table 6). Hence it can be
concluded that when CdS is “thin” certain amount of roughness appears to be critical.
However, a further increase in roughness appears to deteriorate cell performance
indicating that there exists an optimum roughness.
Since Ra = 13.74nm is found to be optimum, it is chosen for further work. The
following devices discuss the performance when
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● the CdCl2 HT time was reduced to 15 min at 405oC while the CdTe Tsub is 580oC.
● the CdCl2 HT time was reduced to 15 min at 405oC while the CdTe Tsub is increased
to 600oC.
Table 10 shows performance characteristics of the cells. It can be seen that the Voc and
FF increased for the sample 1-8-A8c, when compared to the cell annealed at 405oC for
25mins (shown previously in table 5). The Voc is increased by 20 mV and the FF is
higher by 10%; the Jsc is decreased by 0.4mA/cm2.

Table 10 Effect of Annealing Time and CdTe Substrate Temperature
Substrate #
CdCl2
CdTe
Voc
FF
Jsc
Η
Tann/time
Tsub
[mV]
[%]
[mA/cm2]
[%]
1-8-A8-c
1-8-A12-c
11-14-A10-b
(from table5)

405oC/
15min
405oC/
15min
405oC/
25min

580 oC

820

66.8

23.81

12.60

QE @
450
nm
0.61

600 oC

790

63.8

24.27

11.22

0.7

580 oC

800

56.9

24.29

11.56

0.72
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Figure 48 SR Curves of the Cells Processed Under Conditions Listed in Table 11
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Figure 49 Dark J-V of the Cells Processed Under Conditions Listed in Table 11
This result clearly suggests that decreasing annealing time results in “thick” CdS (see
figure 48), which increases the cell performance. Increasing the CdTe deposition
temperature to 600oC resulted in an increase in Jsc while the Voc and the FF decreased. It
seems that the CdS that remained in this device is thinner than the optimum, which leads
to a decrease in the device performance. Figure 49 suggests that the dark current
increased when the CdTe substrate temperature was increased to 600oC affecting the
junction properties.
5.3 Effect of Increased Starting CdS Thickness
To better understand the effect of CdS thickness, thicker CdS (1100Å) is
deposited initially on SnO2. The high temperature treatment conditions and the cell
parameters are listed in table 11.
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Table 11 Effect of Increased CdS Thickness
Substrate #

CdTe
Tsub

CdCl2
Tann /time

Voc
[mV]

FF
[%]

Jsc
[mA/cm2]

η
[%]

QE @
450 nm

3-12-A6-b

580 oC

830

69.8

23.08

13.37

0.51

8-15-A24-a
(fromtable 4)

580 oC

405 oC /
15min
390 oC /
25min

830

68.4

22.49

12.7

0.32

The Voc and the FF improved by depositing thicker CdS initially while Jsc decreased by
0.73mA/cm2 as expected. In fact, the efficiency of this device is higher when compared
to that of cell 8-15-A24-a (Voc: 830mV, FF: 68.4%, Jsc: 22.49mA/cm2, η: 12.7%), which
was the highest of all the devices, discussed previously. This increase in efficiency is
achieved by depositing thicker CdS initially on SnO2 films with increased roughness. It
can, therefore, be concluded that improved performance can be achieved by fabricating
cells with CdS films of larger initial thickness on increased roughness of SnO2 and
promoting interdiffusion by thinning the CdS layer using high temperature treatments
during the fabrication process. Figure 50 shows the light J-V curves of the cells. The SR
curves are shown in Figure 51.
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Figure 50 J-V Curves of Two High Efficiency Cells
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Figure 51 SR Curves of Two High Efficiency Cells
5.3.1 Comparison of cells with same spectral response
In the process of fabricating the above devices we achieved the same spectral
response at all wavelengths (see figure 52) for two cells that differ in initial CdS
thickness and post deposition heat treatments. Table 12 lists the conditions of the two
cells. Table 13 shows the values of output parameters.
Table 12 Summary of Processing Conditions of Cells With Same Spectral Response
FF
Jsc
η
QE
Substrate #
Voc
2
[mV]
[%]
[mA/cm ]
[%]
@ 450nm
1-8-A6-b
790
64.3
23.23
11.8
0.6
2-3-A11-b

760

61.3

22.77

10.61

0.59

Table 13 Parameters of Cells With Same Spectral Response
Substrate #

SnO2 Tdep

Initial tCdS

CdTe Tsub

1-8-A6-b

465 oC

1000Å

580 oC

CdCl2
Tann/time
405 oC/15min

2-3-A11-b

465 oC

1100 Å

600 oC

390 oC/25min
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Figure 52 Comparison of Cells with Same Spectral Response
When the CdS is thinned to the same extent by starting with larger thickness of CdS film,
the performance of the device decreased. Hence, it can be concluded that 1000Å thick
CdS showed better performance than that with larger starting thickness when they are
thinned to the same extent, which suggests that initial thickness is critical in improving
the device performance.
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CHAPTER 6
CONCLUSIONS AND RECOMMENDATIONS

The effect of SnO2 roughness combined with CdS thickness on the performance
of CdS/CdTe solar cells has been studied. Increased roughness of SnO2 films has been
found to improve Voc in particular when CdS is “thin” while the improvement in FF is
not significant. This proves that increased roughness of SnO2 films can tolerate “thin”
CdS. Further increase in roughness resulted in decreased performance suggesting that
there exists an optimum roughness. Ra = 13.74nm was found to be optimum in this study.
Solar cells were subjected to variation in CdS thickness and in each case different
post-deposition heat treatment conditions were tried. It is revealed that for the same
thickness of CdS, higher CdCl2 annealing temperatures resulted in decreased Vocs and
FFs. Spectral response observation reveals that almost all CdS is consumed at such high
annealing temperatures leading to possible shunts affecting the device performance. As a
part of the work, solar cells with thicker starting CdS have also been fabricated.
Improved device performance was achieved by depositing thicker CdS films on
increased roughness of SnO2 films. Conversion efficiency of 13.37% was achieved by the
combined application of rough SnO2 and increased starting CdS thickness.
On comparison of spectral response curves with the same response at all
wavelengths, it can be concluded that the cells with 1000Å CdS starting thickness
showed better output parameters than those with thicker initial CdS. It is recommended as
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a future work that solar cells with thin initial CdS (<1000 Å) have to be fabricated and
processed. Solar cells can also be fabricated with SnO2 films of increased roughness but
with the same thickness. This can be done by controlling the time of deposition.
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